com_BMCCfg.h 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. #ifndef __COM_BMC_CFG_H__
  2. #define __COM_BMC_CFG_H__
  3. #define FAN_NUMBERS 0 //当前板卡有0个风扇。
  4. #define MAX_FAN_NUMS 10 //该系统最多支持10个风扇
  5. #define BLADE_NUMBERS 10
  6. #define SENSOR_NUMBERS (15)
  7. #define FW_VERSION_MAJOR (1)
  8. #define FW_VERSION_MINOR (3)
  9. extern uint8_t ChassisPrimaryIPMBAddr[BLADE_NUMBERS];
  10. extern uint8_t ChassisSecondaryIPMBAddr[BLADE_NUMBERS];
  11. //模块识别相关配置
  12. #define DEFAULT_IDENTIFY_TIMEOUT (15) //15s
  13. #define IDENTIFY_PORT GPIOC
  14. #define IDENTIFY_PIN GPIO_PIN_12
  15. /*
  16. 0x00 0000 ~ 0x7F FFFF 7MB BMC Firmware
  17. =============================================
  18. 0x70 0000 ~ 0x70 0FFF 4KB IpmiConfig_0
  19. 0x70 1000 ~ 0x70 1FFF 4KB IpmiConfig_1
  20. 0x70 2000 ~ 0x70 2FFF 4KB IpmiConfig_2
  21. 0x70 3000 ~ 0x70 3FFF 4KB IpmiConfig_3
  22. ...
  23. 0x70 F000 ~ 0x70 FFFF 4KB IpmiConfig_n
  24. ---------------------------------------------
  25. 0x71 0000 ~ 0x71 0FFF 4KB User info
  26. 0x71 1000 ~ 0x71 FFFF 60KB Reserve
  27. ---------------------------------------------
  28. 0x72 0000 ~ 0x72 0FFF 4KB FRU
  29. 0x72 1000 ~ 0x72 FFFF 60KB Reserve
  30. ---------------------------------------------
  31. 0x73 0000 ~ 0x73 0FFF 4KB SDR
  32. 0x73 1000 ~ 0x73 1FFF 60KB Reserve
  33. ---------------------------------------------
  34. 0x74 0000 ~ 0x74 7FFF 32KB SensorHistory
  35. 0x74 8000 ~ 0x74 8FFF 32kB Reserve
  36. ---------------------------------------------
  37. 0x75 0000 ~ 0x75 FFFF 64KB SEL
  38. ---------------------------------------------
  39. 0x76 0000 ~ 0x7F FFFF 640KB Reserve
  40. =============================================
  41. 以上改为16MB的Flash
  42. */
  43. #define CONFIG_FLASH_START 0xF00000
  44. #define IPMI_CFG_FLASH_ADDR 0xF00000
  45. #define USERTBL_FLASH_ADDR 0xF10000
  46. #define FRU_FLASH_ADDR 0xF20000
  47. #define SDR_FLASH_ADDR 0xF30000
  48. #define SENSOR_HISTORY_FLASH_ADDR 0xF40000
  49. #define SEL_FLASH_ADDR 0xF50000
  50. #endif /* __COM_BMC_CFG_H__ */