Home Explore Help
Register Sign In
zhangbo
/
GD32F450_BMC_BaseCode
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: e5f3a26826
Branches Tags
GD32F450_BMC_Ba...
/
app
/
common_include
/
com_BMCCfg.h

com_BMCCfg.h 1.7 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354 
  1. #ifndef __COM_BMC_CFG_H__
    2. 

  2. #define __COM_BMC_CFG_H__
    3. 

  3. 

  4. #define 	FAN_NUMBERS		0
    5. 

  5. #define 	BLADE_NUMBERS	10
    6. 

  6. #define SENSOR_NUMBERS				(15)
    7. 

  7. #define FW_VERSION_MAJOR			(1)
    8. 

  8. #define FW_VERSION_MINOR			(2)
    9. 

  9. 

  10. extern uint8_t ChassisPrimaryIPMBAddr[BLADE_NUMBERS];
    11. 

  11. extern uint8_t ChassisSecondaryIPMBAddr[BLADE_NUMBERS];
    12. 

  12. 

  13. //模块识别相关配置
    14. 

  14. #define DEFAULT_IDENTIFY_TIMEOUT 	(15)	//15s
    15. 

  15. #define IDENTIFY_PORT				GPIOC
    16. 

  16. #define IDENTIFY_PIN				GPIO_PIN_12
    17. 

  17. /*
    18. 

  18. 0x00 0000 ~ 0x7F FFFF 	7MB		BMC Firmware
    19. 

  19. =============================================
    20. 

  20. 0x70 0000 ~ 0x70 0FFF 	4KB 	IpmiConfig_0
    21. 

  21. 0x70 1000 ~ 0x70 1FFF 	4KB 	IpmiConfig_1
    22. 

  22. 0x70 2000 ~ 0x70 2FFF 	4KB 	IpmiConfig_2
    23. 

  23. 0x70 3000 ~ 0x70 3FFF 	4KB 	IpmiConfig_3
    24. 

  24. ...
    25. 

  25. 0x70 F000 ~ 0x70 FFFF	4KB 	IpmiConfig_n
    26. 

  26. ---------------------------------------------
    27. 

  27. 0x71 0000 ~ 0x71 0FFF	4KB		User info		
    28. 

  28. 0x71 1000 ~ 0x71 FFFF	60KB 	Reserve
    29. 

  29. ---------------------------------------------
    30. 

  30. 0x72 0000 ~ 0x72 0FFF	4KB 	FRU
    31. 

  31. 0x72 1000 ~ 0x72 FFFF	60KB 	Reserve
    32. 

  32. ---------------------------------------------
    33. 

  33. 0x73 0000 ~ 0x73 0FFF 	4KB 	SDR
    34. 

  34. 0x73 1000 ~ 0x73 1FFF	60KB 	Reserve
    35. 

  35. ---------------------------------------------
    36. 

  36. 0x74 0000 ~ 0x74 7FFF 	32KB 	SensorHistory
    37. 

  37. 0x74 8000 ~ 0x74 8FFF 	32kB 	Reserve
    38. 

  38. ---------------------------------------------
    39. 

  39. 0x75 0000 ~ 0x75 FFFF 	64KB	SEL
    40. 

  40. ---------------------------------------------
    41. 

  41. 0x76 0000 ~ 0x7F FFFF 	640KB 	Reserve
    42. 

  42. =============================================
    43. 

  43. */
    44. 

  44. #define CONFIG_FLASH_START 	0x700000
    45. 

  45. #define IPMI_CFG_FLASH_ADDR 0x700000
    46. 

  46. #define USERTBL_FLASH_ADDR 	0x710000
    47. 

  47. #define FRU_FLASH_ADDR 		0x720000
    48. 

  48. #define SDR_FLASH_ADDR 		0x730000
    49. 

  49. #define SENSOR_HISTORY_FLASH_ADDR 	0x740000
    50. 

  50. #define SEL_FLASH_ADDR 		0x750000
    51. 

  51. 

  52. 

  53. 

  54. #endif /* __COM_BMC_CFG_H__ */
    55.