com_BMCCfg.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. #ifndef __COM_BMC_CFG_H__
  2. #define __COM_BMC_CFG_H__
  3. #define FAN_NUMBERS 4 //当前板卡有0个风扇。
  4. #define MAX_FAN_NUMS 10 //该系统最多支持10个风扇
  5. #define BLADE_NUMBERS 10
  6. #define SENSOR_NUMBERS (15)
  7. #define POH_MINS_PER_COUNT 60
  8. //r1.4 网页初步成型,ASSERT NULL的错误解掉了,清除了日志。
  9. #define FW_VERSION_MAJOR (1)
  10. #define FW_VERSION_MINOR (4)
  11. extern uint8_t ChassisPrimaryIPMBAddr[BLADE_NUMBERS];
  12. extern uint8_t ChassisSecondaryIPMBAddr[BLADE_NUMBERS];
  13. //模块识别相关配置
  14. #define DEFAULT_IDENTIFY_TIMEOUT (15) //15s
  15. #define IDENTIFY_PORT GPIOD
  16. #define IDENTIFY_PIN GPIO_PIN_12
  17. /*
  18. 0x00 0000 ~ 0x7F FFFF 7MB BMC Firmware
  19. =============================================
  20. 0x70 0000 ~ 0x70 0FFF 4KB IpmiConfig_0
  21. 0x70 1000 ~ 0x70 1FFF 4KB IpmiConfig_1
  22. 0x70 2000 ~ 0x70 2FFF 4KB IpmiConfig_2
  23. 0x70 3000 ~ 0x70 3FFF 4KB IpmiConfig_3
  24. ...
  25. 0x70 F000 ~ 0x70 FFFF 4KB IpmiConfig_n
  26. ---------------------------------------------
  27. 0x71 0000 ~ 0x71 0FFF 4KB User info
  28. 0x71 1000 ~ 0x71 FFFF 60KB Reserve
  29. ---------------------------------------------
  30. 0x72 0000 ~ 0x72 0FFF 4KB FRU
  31. 0x72 1000 ~ 0x72 FFFF 60KB Reserve
  32. ---------------------------------------------
  33. 0x73 0000 ~ 0x73 0FFF 4KB SDR
  34. 0x73 1000 ~ 0x73 1FFF 60KB Reserve
  35. ---------------------------------------------
  36. 0x74 0000 ~ 0x74 7FFF 32KB SensorHistory
  37. 0x74 8000 ~ 0x74 8FFF 32kB Reserve
  38. ---------------------------------------------
  39. 0x75 0000 ~ 0x75 FFFF 64KB SEL
  40. ---------------------------------------------
  41. 0x76 0000 ~ 0x7F FFFF 640KB Reserve
  42. =============================================
  43. 以上改为16MB的Flash
  44. */
  45. #define CONFIG_FLASH_START 0xF00000
  46. #define IPMI_CFG_FLASH_ADDR 0xF00000
  47. #define USERTBL_FLASH_ADDR 0xF10000
  48. #define FRU_FLASH_ADDR 0xF20000
  49. #define SDR_FLASH_ADDR 0xF30000
  50. #define SENSOR_HISTORY_FLASH_ADDR 0xF40000
  51. #define SEL_FLASH_ADDR 0xF50000
  52. #endif /* __COM_BMC_CFG_H__ */