stm32f4xx_hal_i2s.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541
  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_hal_i2s.h
  4. * @author MCD Application Team
  5. * @brief Header file of I2S HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32F4xx_HAL_I2S_H
  37. #define __STM32F4xx_HAL_I2S_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. /* Includes ------------------------------------------------------------------*/
  42. #include "stm32f4xx_hal_def.h"
  43. /** @addtogroup STM32F4xx_HAL_Driver
  44. * @{
  45. */
  46. /** @addtogroup I2S I2S
  47. * @{
  48. */
  49. /* Exported types ------------------------------------------------------------*/
  50. /** @defgroup I2S_Exported_Types I2S Exported Types
  51. * @{
  52. */
  53. /**
  54. * @brief I2S Init structure definition
  55. */
  56. typedef struct
  57. {
  58. uint32_t Mode; /*!< Specifies the I2S operating mode.
  59. This parameter can be a value of @ref I2S_Mode */
  60. uint32_t Standard; /*!< Specifies the standard used for the I2S communication.
  61. This parameter can be a value of @ref I2S_Standard */
  62. uint32_t DataFormat; /*!< Specifies the data format for the I2S communication.
  63. This parameter can be a value of @ref I2S_Data_Format */
  64. uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  65. This parameter can be a value of @ref I2S_MCLK_Output */
  66. uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  67. This parameter can be a value of @ref I2S_Audio_Frequency */
  68. uint32_t CPOL; /*!< Specifies the idle state of the I2S clock.
  69. This parameter can be a value of @ref I2S_Clock_Polarity */
  70. uint32_t ClockSource; /*!< Specifies the I2S Clock Source.
  71. This parameter can be a value of @ref I2S_Clock_Source */
  72. uint32_t FullDuplexMode; /*!< Specifies the I2S FullDuplex mode.
  73. This parameter can be a value of @ref I2S_FullDuplex_Mode */
  74. }I2S_InitTypeDef;
  75. /**
  76. * @brief HAL State structures definition
  77. */
  78. typedef enum
  79. {
  80. HAL_I2S_STATE_RESET = 0x00U, /*!< I2S not yet initialized or disabled */
  81. HAL_I2S_STATE_READY = 0x01U, /*!< I2S initialized and ready for use */
  82. HAL_I2S_STATE_BUSY = 0x02U, /*!< I2S internal process is ongoing */
  83. HAL_I2S_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */
  84. HAL_I2S_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */
  85. HAL_I2S_STATE_BUSY_TX_RX = 0x05U, /*!< Data Transmission and Reception process is ongoing */
  86. HAL_I2S_STATE_TIMEOUT = 0x06U, /*!< I2S timeout state */
  87. HAL_I2S_STATE_ERROR = 0x07U /*!< I2S error state */
  88. }HAL_I2S_StateTypeDef;
  89. /**
  90. * @brief I2S handle Structure definition
  91. */
  92. typedef struct __I2S_HandleTypeDef
  93. {
  94. SPI_TypeDef *Instance; /*!< I2S registers base address */
  95. I2S_InitTypeDef Init; /*!< I2S communication parameters */
  96. uint16_t *pTxBuffPtr; /*!< Pointer to I2S Tx transfer buffer */
  97. __IO uint16_t TxXferSize; /*!< I2S Tx transfer size */
  98. __IO uint16_t TxXferCount; /*!< I2S Tx transfer Counter */
  99. uint16_t *pRxBuffPtr; /*!< Pointer to I2S Rx transfer buffer */
  100. __IO uint16_t RxXferSize; /*!< I2S Rx transfer size */
  101. __IO uint16_t RxXferCount; /*!< I2S Rx transfer counter
  102. (This field is initialized at the
  103. same value as transfer size at the
  104. beginning of the transfer and
  105. decremented when a sample is received
  106. NbSamplesReceived = RxBufferSize-RxBufferCount) */
  107. void (*IrqHandlerISR) (struct __I2S_HandleTypeDef *hi2s); /*!< I2S function pointer on IrqHandler */
  108. DMA_HandleTypeDef *hdmatx; /*!< I2S Tx DMA handle parameters */
  109. DMA_HandleTypeDef *hdmarx; /*!< I2S Rx DMA handle parameters */
  110. __IO HAL_LockTypeDef Lock; /*!< I2S locking object */
  111. __IO HAL_I2S_StateTypeDef State; /*!< I2S communication state */
  112. __IO uint32_t ErrorCode; /*!< I2S Error code
  113. This parameter can be a value of @ref I2S_ErrorCode */
  114. }I2S_HandleTypeDef;
  115. /**
  116. * @}
  117. */
  118. /* Exported constants --------------------------------------------------------*/
  119. /** @defgroup I2S_Exported_Constants I2S Exported Constants
  120. * @{
  121. */
  122. /**
  123. * @defgroup I2S_ErrorCode I2S Error Code
  124. * @{
  125. */
  126. #define HAL_I2S_ERROR_NONE (0x00000000U) /*!< No error */
  127. #define HAL_I2S_ERROR_TIMEOUT (0x00000001U) /*!< Timeout error */
  128. #define HAL_I2S_ERROR_OVR (0x00000002U) /*!< OVR error */
  129. #define HAL_I2S_ERROR_UDR (0x00000004U) /*!< UDR error */
  130. #define HAL_I2S_ERROR_DMA (0x00000008U) /*!< DMA transfer error */
  131. #define HAL_I2S_ERROR_PRESCALER (0x00000010U) /*!< Prescaler Calculation error */
  132. /**
  133. * @}
  134. */
  135. /** @defgroup I2S_Mode I2S Mode
  136. * @{
  137. */
  138. #define I2S_MODE_SLAVE_TX (0x00000000U)
  139. #define I2S_MODE_SLAVE_RX (0x00000100U)
  140. #define I2S_MODE_MASTER_TX (0x00000200U)
  141. #define I2S_MODE_MASTER_RX (0x00000300U)
  142. /**
  143. * @}
  144. */
  145. /** @defgroup I2S_Standard I2S Standard
  146. * @{
  147. */
  148. #define I2S_STANDARD_PHILIPS (0x00000000U)
  149. #define I2S_STANDARD_MSB (0x00000010U)
  150. #define I2S_STANDARD_LSB (0x00000020U)
  151. #define I2S_STANDARD_PCM_SHORT (0x00000030U)
  152. #define I2S_STANDARD_PCM_LONG (0x000000B0U)
  153. /**
  154. * @}
  155. */
  156. /** @defgroup I2S_Data_Format I2S Data Format
  157. * @{
  158. */
  159. #define I2S_DATAFORMAT_16B (0x00000000U)
  160. #define I2S_DATAFORMAT_16B_EXTENDED (0x00000001U)
  161. #define I2S_DATAFORMAT_24B (0x00000003U)
  162. #define I2S_DATAFORMAT_32B (0x00000005U)
  163. /**
  164. * @}
  165. */
  166. /** @defgroup I2S_MCLK_Output I2S Mclk Output
  167. * @{
  168. */
  169. #define I2S_MCLKOUTPUT_ENABLE SPI_I2SPR_MCKOE
  170. #define I2S_MCLKOUTPUT_DISABLE (0x00000000U)
  171. /**
  172. * @}
  173. */
  174. /** @defgroup I2S_Audio_Frequency I2S Audio Frequency
  175. * @{
  176. */
  177. #define I2S_AUDIOFREQ_192K (192000U)
  178. #define I2S_AUDIOFREQ_96K (96000U)
  179. #define I2S_AUDIOFREQ_48K (48000U)
  180. #define I2S_AUDIOFREQ_44K (44100U)
  181. #define I2S_AUDIOFREQ_32K (32000U)
  182. #define I2S_AUDIOFREQ_22K (22050U)
  183. #define I2S_AUDIOFREQ_16K (16000U)
  184. #define I2S_AUDIOFREQ_11K (11025U)
  185. #define I2S_AUDIOFREQ_8K (8000U)
  186. #define I2S_AUDIOFREQ_DEFAULT (2U)
  187. /**
  188. * @}
  189. */
  190. /** @defgroup I2S_FullDuplex_Mode I2S FullDuplex Mode
  191. * @{
  192. */
  193. #define I2S_FULLDUPLEXMODE_DISABLE (0x00000000U)
  194. #define I2S_FULLDUPLEXMODE_ENABLE (0x00000001U)
  195. /**
  196. * @}
  197. */
  198. /** @defgroup I2S_Clock_Polarity I2S Clock Polarity
  199. * @{
  200. */
  201. #define I2S_CPOL_LOW (0x00000000U)
  202. #define I2S_CPOL_HIGH (SPI_I2SCFGR_CKPOL)
  203. /**
  204. * @}
  205. */
  206. /** @defgroup I2S_Interrupts_Definition I2S Interrupts Definition
  207. * @{
  208. */
  209. #define I2S_IT_TXE SPI_CR2_TXEIE
  210. #define I2S_IT_RXNE SPI_CR2_RXNEIE
  211. #define I2S_IT_ERR SPI_CR2_ERRIE
  212. /**
  213. * @}
  214. */
  215. /** @defgroup I2S_Flags_Definition I2S Flags Definition
  216. * @{
  217. */
  218. #define I2S_FLAG_TXE SPI_SR_TXE
  219. #define I2S_FLAG_RXNE SPI_SR_RXNE
  220. #define I2S_FLAG_UDR SPI_SR_UDR
  221. #define I2S_FLAG_OVR SPI_SR_OVR
  222. #define I2S_FLAG_FRE SPI_SR_FRE
  223. #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
  224. #define I2S_FLAG_BSY SPI_SR_BSY
  225. /**
  226. * @}
  227. */
  228. /** @defgroup I2S_Clock_Source I2S Clock Source Definition
  229. * @{
  230. */
  231. #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
  232. defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
  233. defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \
  234. defined(STM32F479xx)
  235. #define I2S_CLOCK_PLL (0x00000000U)
  236. #define I2S_CLOCK_EXTERNAL (0x00000001U)
  237. #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
  238. STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */
  239. #if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
  240. defined(STM32F413xx) || defined(STM32F423xx)
  241. #define I2S_CLOCK_PLL (0x00000000U)
  242. #define I2S_CLOCK_EXTERNAL (0x00000001U)
  243. #define I2S_CLOCK_PLLR (0x00000002U)
  244. #define I2S_CLOCK_PLLSRC (0x00000003U)
  245. #endif /* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
  246. #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  247. #define I2S_CLOCK_PLLSRC (0x00000000U)
  248. #define I2S_CLOCK_EXTERNAL (0x00000001U)
  249. #define I2S_CLOCK_PLLR (0x00000002U)
  250. #endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
  251. /**
  252. * @}
  253. */
  254. /**
  255. * @}
  256. */
  257. /* Exported macro ------------------------------------------------------------*/
  258. /** @defgroup I2S_Exported_Macros I2S Exported Macros
  259. * @{
  260. */
  261. /** @brief Reset I2S handle state
  262. * @param __HANDLE__ specifies the I2S Handle.
  263. * @retval None
  264. */
  265. #define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
  266. /** @brief Enable or disable the specified SPI peripheral (in I2S mode).
  267. * @param __HANDLE__ specifies the I2S Handle.
  268. * @retval None
  269. */
  270. #define __HAL_I2S_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR |= SPI_I2SCFGR_I2SE)
  271. #define __HAL_I2S_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR &=(uint16_t)(~SPI_I2SCFGR_I2SE))
  272. /** @brief Enable or disable the specified I2S interrupts.
  273. * @param __HANDLE__ specifies the I2S Handle.
  274. * @param __INTERRUPT__ specifies the interrupt source to enable or disable.
  275. * This parameter can be one of the following values:
  276. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  277. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  278. * @arg I2S_IT_ERR: Error interrupt enable
  279. * @retval None
  280. */
  281. #define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 |= (__INTERRUPT__))
  282. #define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 &=(uint16_t)(~(__INTERRUPT__)))
  283. /** @brief Checks if the specified I2S interrupt source is enabled or disabled.
  284. * @param __HANDLE__ specifies the I2S Handle.
  285. * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
  286. * @param __INTERRUPT__ specifies the I2S interrupt source to check.
  287. * This parameter can be one of the following values:
  288. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  289. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  290. * @arg I2S_IT_ERR: Error interrupt enable
  291. * @retval The new state of __IT__ (TRUE or FALSE).
  292. */
  293. #define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  294. /** @brief Checks whether the specified I2S flag is set or not.
  295. * @param __HANDLE__ specifies the I2S Handle.
  296. * @param __FLAG__ specifies the flag to check.
  297. * This parameter can be one of the following values:
  298. * @arg I2S_FLAG_RXNE: Receive buffer not empty flag
  299. * @arg I2S_FLAG_TXE: Transmit buffer empty flag
  300. * @arg I2S_FLAG_UDR: Underrun flag
  301. * @arg I2S_FLAG_OVR: Overrun flag
  302. * @arg I2S_FLAG_FRE: Frame error flag
  303. * @arg I2S_FLAG_CHSIDE: Channel Side flag
  304. * @arg I2S_FLAG_BSY: Busy flag
  305. * @retval The new state of __FLAG__ (TRUE or FALSE).
  306. */
  307. #define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
  308. /** @brief Clears the I2S OVR pending flag.
  309. * @param __HANDLE__ specifies the I2S Handle.
  310. * @retval None
  311. */
  312. #define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) \
  313. do{ \
  314. __IO uint32_t tmpreg = 0x00U; \
  315. tmpreg = (__HANDLE__)->Instance->DR; \
  316. tmpreg = (__HANDLE__)->Instance->SR; \
  317. UNUSED(tmpreg); \
  318. } while(0)
  319. /** @brief Clears the I2S UDR pending flag.
  320. * @param __HANDLE__ specifies the I2S Handle.
  321. * @retval None
  322. */
  323. #define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) \
  324. do{ \
  325. __IO uint32_t tmpreg = 0x00U; \
  326. tmpreg = (__HANDLE__)->Instance->SR; \
  327. UNUSED(tmpreg); \
  328. } while(0)
  329. /**
  330. * @}
  331. */
  332. /* Include I2S Extension module */
  333. #include "stm32f4xx_hal_i2s_ex.h"
  334. /* Exported functions --------------------------------------------------------*/
  335. /** @defgroup I2S_Exported_Functions I2S Exported Functions
  336. * @{
  337. */
  338. /** @defgroup I2S_Exported_Functions_Group1 I2S Initialization and de-initialization functions
  339. * @{
  340. */
  341. /* Initialization/de-initialization functions **********************************/
  342. HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
  343. HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
  344. void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
  345. void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
  346. /**
  347. * @}
  348. */
  349. /** @defgroup I2S_Exported_Functions_Group2 I2S IO operation functions
  350. * @{
  351. */
  352. /* I/O operation functions *****************************************************/
  353. /* Blocking mode: Polling */
  354. HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  355. HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  356. /* Non-Blocking mode: Interrupt */
  357. HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  358. HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  359. void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
  360. /* Non-Blocking mode: DMA */
  361. HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  362. HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  363. HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
  364. HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
  365. HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
  366. /* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
  367. void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  368. void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
  369. void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  370. void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
  371. void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
  372. /**
  373. * @}
  374. */
  375. /** @defgroup I2S_Exported_Functions_Group3 I2S Peripheral Control and State functions
  376. * @{
  377. */
  378. /* Peripheral Control and State functions ************************************/
  379. HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
  380. uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
  381. /**
  382. * @}
  383. */
  384. /**
  385. * @}
  386. */
  387. /* Private types -------------------------------------------------------------*/
  388. /* Private variables ---------------------------------------------------------*/
  389. /* Private constants ---------------------------------------------------------*/
  390. /** @defgroup I2S_Private_Constants I2S Private Constants
  391. * @{
  392. */
  393. /**
  394. * @}
  395. */
  396. /* Private macros ------------------------------------------------------------*/
  397. /** @defgroup I2S_Private_Macros I2S Private Macros
  398. * @{
  399. */
  400. #define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX) || \
  401. ((MODE) == I2S_MODE_SLAVE_RX) || \
  402. ((MODE) == I2S_MODE_MASTER_TX) || \
  403. ((MODE) == I2S_MODE_MASTER_RX))
  404. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS) || \
  405. ((STANDARD) == I2S_STANDARD_MSB) || \
  406. ((STANDARD) == I2S_STANDARD_LSB) || \
  407. ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
  408. ((STANDARD) == I2S_STANDARD_PCM_LONG))
  409. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B) || \
  410. ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
  411. ((FORMAT) == I2S_DATAFORMAT_24B) || \
  412. ((FORMAT) == I2S_DATAFORMAT_32B))
  413. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
  414. ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
  415. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K) && \
  416. ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
  417. ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
  418. #define IS_I2S_FULLDUPLEX_MODE(MODE) (((MODE) == I2S_FULLDUPLEXMODE_DISABLE) || \
  419. ((MODE) == I2S_FULLDUPLEXMODE_ENABLE))
  420. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
  421. ((CPOL) == I2S_CPOL_HIGH))
  422. #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
  423. defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
  424. defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \
  425. defined(STM32F479xx)
  426. #define IS_I2S_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S_CLOCK_EXTERNAL) ||\
  427. ((CLOCK) == I2S_CLOCK_PLL))
  428. #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
  429. STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */
  430. #if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
  431. defined(STM32F412Rx) || defined(STM32F412Cx) || defined (STM32F413xx) ||\
  432. defined(STM32F423xx)
  433. #define IS_I2S_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S_CLOCK_EXTERNAL) ||\
  434. ((CLOCK) == I2S_CLOCK_PLL) ||\
  435. ((CLOCK) == I2S_CLOCK_PLLSRC) ||\
  436. ((CLOCK) == I2S_CLOCK_PLLR))
  437. #endif /* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
  438. #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  439. #define IS_I2S_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S_CLOCK_EXTERNAL) ||\
  440. ((CLOCK) == I2S_CLOCK_PLLSRC) ||\
  441. ((CLOCK) == I2S_CLOCK_PLLR))
  442. #endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
  443. /**
  444. * @}
  445. */
  446. /* Private functions ---------------------------------------------------------*/
  447. /**
  448. * @}
  449. */
  450. /**
  451. * @}
  452. */
  453. #ifdef __cplusplus
  454. }
  455. #endif
  456. #endif /* __STM32F4xx_HAL_I2S_H */
  457. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/