Home Explore Help
Register Sign In
lusa
/
gd32450i-eval
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: dev
Branches Tags
gd32450i-eval
/
app
/
common_include
/
com_BMCCfg.h

com_BMCCfg.h 1.4 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445 
  1. #ifndef __COM_BMC_CFG_H__
    2. 

  2. #define __COM_BMC_CFG_H__
    3. 

  3. 

  4. #define 	FAN_NUMBERS		4
    5. 

  5. #define 	BLADE_NUMBERS	5
    6. 

  6. 

  7. /*
    8. 

  8. 0x00 0000 ~ 0x7F FFFF 	8MB		BMC Firmware
    9. 

  9. =============================================
    10. 

  10. 0x80 0000 ~ 0x80 0FFF	4KB		User info		
    11. 

  11. 0x80 1000 ~ 0x80 FFFF	60KB 	Reserve
    12. 

  12. ---------------------------------------------
    13. 

  13. 0x81 0000 ~ 0x81 0FFF	4KB 	FRU
    14. 

  14. 0x81 1000 ~ 0x81 FFFF	60KB 	Reserve
    15. 

  15. ---------------------------------------------
    16. 

  16. 0x82 0000 ~ 0x82 0FFF 	4KB 	SDR
    17. 

  17. 0x82 1000 ~ 0x82 1FFF	60KB 	Reserve
    18. 

  18. ---------------------------------------------
    19. 

  19. 0x83 0000 ~ 0x83 0FFF 	4KB 	IpmiConfig_0
    20. 

  20. 0x83 1000 ~ 0x83 1FFF 	4KB 	IpmiConfig_1
    21. 

  21. 0x83 2000 ~ 0x83 2FFF 	4KB 	IpmiConfig_2
    22. 

  22. 0x83 3000 ~ 0x83 3FFF 	4KB 	IpmiConfig_3
    23. 

  23. ...
    24. 

  24. 0x83 F000 ~ 0x83 FFFF	4KB 	IpmiConfig_n
    25. 

  25. ---------------------------------------------
    26. 

  26. 0x84 0000 ~ 0x84 7FFF 	32KB 	SensorHistory
    27. 

  27. 0x84 8000 ~ 0x84 8FFF 	32kB 	Reserve
    28. 

  28. ---------------------------------------------
    29. 

  29. 0x85 0000 ~ 0x85 FFFF 	64KB	SEL
    30. 

  30. ---------------------------------------------
    31. 

  31. 0x86 0000 ~ 0x8F FFFF 	640KB 	Reserve
    32. 

  32. =============================================
    33. 

  33. 0x90 0000 ~ 0xFF FFFF 	7MB 	Reserve
    34. 

  34. */
    35. 

  35. #define CONFIG_FLASH_START 	0x800000
    36. 

  36. #define USERTBL_FLASH_ADDR 	0x800000
    37. 

  37. #define FRU_FLASH_ADDR 		0x810000
    38. 

  38. #define SDR_FLASH_ADDR 		0x820000
    39. 

  39. #define IPMI_CFG_FLASH_ADDR 0x830000
    40. 

  40. #define SENSOR_HISTORY_FLASH_ADDR 	0x840000
    41. 

  41. #define SEL_FLASH_ADDR 		0x850000
    42. 

  42. 

  43. 

  44. 

  45. #endif /* __COM_BMC_CFG_H__ */
    46.